

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

priority Application Serial No. ....10/227,500  
priority Filing Date .....August 22, 2002  
Inventor.....Wendell P. Noble  
Assignee.....Micron Technology, Inc.  
priority Group Art Unit.....2813  
priority Examiner .....L. Schillinger  
Attorney's Docket No. .....MI22-2378  
Title: Semiconductor Processing Methods of Forming Integrated Circuitry,  
Forming Conductive Lines, Forming a Conductive Grid, Forming a  
Conductive Network, Forming an Electrical Interconnection to a Node  
Location, Forming an Electrical Interconnection with a Transistor  
Source/Drain Region, and Integrated Circuitry

**PRELIMINARY AMENDMENT**

To: Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

From: Robert C. Hyta (Tel. 509-624-4276; Fax 509-838-3424)  
Wells St. John P.S.  
601 W. First Avenue, Suite 1300  
Spokane, WA 99201-3828

**AMENDMENTS**

EV317134177